This paper presents a time amplifier design that improves time resolution using an inverter chain delay in SR latches. Compared with the conventional design, the proposed time amplifier has better characteristics such as higher gain, wide range, and small die size. It is implemented using 0.13 μm standard CMOS technology and the experimental results agree well with the theory.
Introduction
A time-to-digital converter (TDC), which quantizes time intervals between two rising edges, has been widely used in many applications such as space instruments and measurement devices [1] , [2] . It has also been employed to measure the phase in an all-digital phase-locked loop (ADPLL) [3] . Since the resolution of TDC affects the performance of the system in most applications and the time amplifier (TA) determines this resolution, TA is one of the most important components of TDC. This paper proposes a TA design with improved time resolution by adding an inverter delay chain in the SR latch used in the conventional time amplifier. The proposed circuit is also robust to process variation.
Design
The prior TA shown in Fig. 1(a) has two SR latches with the characteristics of metastability. From the metastability, the output time difference T out is derived by the input time difference T in and the time offset T off as shown in (1)- (3) .
where g m is the transconductance of a NAND gate in metastability, C is the capacitance at its output, and A T is the time amplifying gain [4] , [5] . From (1)-(3), it should be noted that both the gain and the range of the input time difference can be controlled by the time offset T off and NAND gate output total capacitance C in TA. Therefore, the proper time offset T off that is constructed by the inverter delay chain and the extra capacitance added on the output NAND gate in the balanced SR latches can create a high gain A T [5] . However, this method is very sensitive to process variation, and it is difficult to archive a fixed high gain and wide range, since the variation behavior of capacitance C and inverter delay T off are different. In the case of adding another inverter delay T d in SR latches as in Fig. 1(b) , Eqs. (2) and (3) are converted to (4) and (5) .
From Eq. (5), added delay T d improves A T by 2T d /T off for the same capacitance C. In order for the prior TA to obtain a higher gain, a large capacitance with a large die area is required. However, a part of this capacitance can Copyright c 2009 The Institute of Electronics, Information and Communication Engineers be substituted by the inverter delay chain using (5), so that the die area can be reduced in the proposed design. Also, from Eqs. (3) and (5), we found that the proposed TA has higher gain than the prior TA in the same amplifying range T off , and the proposed TA has wider range than the prior TA by T d * T off (the prior TA) * g m /C in the condition of the same amplifier gain. Therefore, we can design the high gain and wide range time amplifier.
In addition, A T seems to have less process variation since the T d and T off shown in the second term in (5) are implemented by the inverter delay chains and have the same process variation. The delay of the inverter chain can be also adjusted by the current-starved circuit so that the gain of the proposed TAs can be controlled easily.
Simulation and Measurement Results
The proposed TA and the prior TA [5] were fabricated using 0.13 μm CMOS technology. The chip micrograph is shown in Fig. 2 . As shown in Eqs. (3) and (5), T off controls not only the range but also the gain. Therefore, to compare the proposed TA with the prior TA in a fair manner, they were designed with the same amplifying range, T off of 210 ps. In order to obtain a larger gain, a 311 fF MIM capacitor is added at the output of NAND in the prior TA, whereas a 106 fF MIM capacitor and inverter chain delay T d of 120 ps are added in the proposed TA. The total area of the proposed TA (62 μm × 30 μm) is approximately 54% that of the prior TA (64 μm × 54 μm). Figure 3 shows the simulation and the measurement data of the input time difference versus the output time difference graph. They agree relatively well and verify that the proposed TA has a better time amplifier gain with a small die area. The difference between the measurement and the simulation can be explained by the process variation of T off and the NAND gate output parasitic capacitance. Moreover, the average dynamic current consumption of the proposed TA (0.50 mA) is smaller than the prior TA's (0.53 mA), according to the simulation. In addition, we measured three different die samples for process variation. As shown in Fig. 4 , the proposed TAs show less process variation than the prior TAs. Therefore, the proposed TA can be expected the additional effect that is the process variation robustness.
Conclusion
A high gain/wide range time amplifier was proposed and fabricated using 0.13 μm UMC CMOS technology. It realizes a higher gain with a smaller die area and process robustness compared with the prior TA. Although the proposed TA is designed for a bang-bang decision, it shows a meaningful gain improvement compared with the other proposed amplifier [5] . Improvement of the gain of the TA in a relatively wide range can be achieved by using the inverter delay chain in the SR latch. The proposed technique can be used for high resolution delay measurement. 
